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 The loop bandwidth of a fractional-N PLL is a desirable parameter for many 
applications. A wide bandwidth allows a significant attenuation of phase noise arising 
from the VCO.  A good VCO typically requires a high Q LC oscillator. It is difficult to 
build an on-chip inductor with a high Q factor. In addition, a good VCO also requires a 
lot of power. Both these design challenges are relaxed with a wide loop bandwidth PLL. 
However a wide loop bandwidth reduces the effective oversampling ratio (OSR) between 
the update rate and loop bandwidth and makes quantization noise from the ∆Σ modulator 
a much bigger noise contributor. A wide band loop also makes the noise and linearity 
performance of the phase detector more significant. The key to successful 
implementation of a wideband fractional-N synthesizer is in managing jitter and spurious 
performance. In this dissertation we present a new PLL architecture for bandwidth 
extension or phase noise reduction. By using clock squaring buffers with built-in offsets, 
multiple clock edges are extracted from a single cycle of a sinusoidal reference and used 
for phase updates, effectively forming a reference frequency multiplier. A higher update 
 viii 
rate enables a higher OSR which allows for better quantization noise shaping and makes 
a wideband fractional-N PLL possible. However since the proposed reference multiplier 
utilizes the magnitude information from a sinusoidal reference to obtain phases, the 
derived new edges tend to cluster around the zero-crossings and form an irregular clock. 
This presents a challenge in lock acquisition. We have demonstrated for the first time that 
an irregular clock can be used to lock a PLL. The irregularity of the reference clock is 
taken into account in the divider by adding a cyclic divide pattern along with the ∆Σ 
control bits, this forces the loop to locally match the incoming patterns and achieve lock. 
Theoretically this new architecture allows for a 6x increase in loop BW or a 24dB 
improvement in phase noise. One potential issue associated with the proposed approach 
is the degraded spurious performance due to PVT variations, which lead to unintended 
mismatches between the irregular period and the divider pattern. A calibration scheme 
was invented to overcome this issue. In simulation, the calibration scheme was shown to 
lower the spurs down to inherent spurs level, of which the total energy is much less than 
the integrated phase noise. A test chip for proof of concept is presented and 
measurements are carefully analyzed.  
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Chapter 1:  Overview 
1.1 PLL IN A GLANCE 
Phase lock loops (PLLs) are widely used for frequency synthesis and clock 
generation in modern Systems-On-Chip. A PLL is a control system which uses negative 
feedback to align the clock phase of a voltage controlled oscillator (VCO) to that of the 
input reference. Typically a Quartz Crystal Oscillator (XO) is used to generate the input 
reference. A quartz crystal is a piezo-electric device which produces a mechanical 
oscillation when a voltage source is applied; the frequency of oscillation is determined by 
the shape, the cut and the elastic constants of the crystal [1]. Each XO provides a precise, 
fixed frequency source often in the range of a few kHz to tens of MHz. A higher 
oscillation frequency is also possible by tuning a crystal to its harmonics, called overtone 
frequencies. An XO exhibits extremely low phase noise due to its high Q factor, which is 
several orders of magnitude higher than an LC tank oscillator [23]. An XO also offers 
superior thermal stability often within 100ppms. However an XO is typically designed 
around a few standard frequencies. The main advantage of using a PLL for frequency 
multiplication lies in its ability to synthesize a highly tunable clock source using a local 










A block diagram of a typical PLL block diagram is shown in Fig. 1.1. A phase 
frequency detector (PFD) or a phase detector (PD) is used to compare the phase between 
the reference clock and the feedback clock; the phase difference is measured using a 
charge pump (CP); the charge pump current is then converted to voltage across the loop 
filter (LPF) capacitors; the voltage signal gets further smoothed out in the LPF and is 
used to tune the VCO; a divided-down version of the VCO clock feeds back to the PD 
and the loop is closed. In steady state frequency multiplication is achieved, refvco fNf ⋅= , 
where N is the divide ratio. In this equation N can either be an integer or an integer plus a 
fraction, giving rise to the terms integer-N PLL and fractional-N PLL, respectively. 
1.2 CHALLENGES IN PLL DESIGN 
There are several key specifications for a PLL that play important roles in various 
applications, for example, the phase noise, phase jitter, spurs, loop bandwidth (BW) and 
frequency resolution. In a particular application, one or more of these factors may be 
more crucial than others, but all of them are mutually dependent. The designer must 
understand the system impact and be able to make the right design tradeoffs that best suit 
the application [2].  
Phase noise is a measure of spectral purity of a signal. In communication systems, 
phase noise and spurs degrade the quality of the TV pictures, limit the precision of 
satellite positioning and affect the detection of a channel in a hostile environment. In 
clock generation, phase jitter degrades the signal-to-noise (SNR) of a downstream 
analog-to-digital convertor (ADC). Loop BW is of particular importance in a frequency 
hopped system, since it determines the dynamic behavior of the PLL. In order to obtain 
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good phase noise, a wide band may be necessary to suppress the noise from the VCO. 
This would put stringent requirements on the noise from the reference and from loop 
components like the CP and the LPF. BW scales with reference frequency for loop 
stabilization. The reference frequency sets the resolution for frequency synthesis, which 
is predetermined by channel spacing. A fractional-N PLL is used to synthesize 
frequencies with an arbitrary precision from a fixed reference clock. This removes the 
direct link between loop bandwidth and frequency resolution. However a wide band 
reduces the effective oversampling ratio for the delta-sigma modulator (∆Σ), which is 
used to control the fractional bits in the divider, and makes the quantization noise a much 
bigger noise contributor. If this noise is removed through additional loop filter poles, then 
a fractional-N PLL does not provide any BW advantage over an integer-N PLL when a 
similar reference frequency is concerned. The tradeoff between loop bandwidth and 
phase noise represents a fundamental limitation in fractional-N PLLs.    
1.3 OUR CONTRIBUTIONS 
In this dissertation we present a novel PLL architecture using a simple clock edge 
multiplier to obtain a higher internal reference. The higher internal reference can be used 
for the benefit of bandwidth extension or phase noise reduction. Assuming a sinusoidal 
reference, the proposed method achieves 6x increase in update rate. A 6x increase in 
fupdate means a 24dB reduction in quantization noise for the same loop BW. The phase 
noise reduction can be traded off for a 6x increase in loop BW if desired. In addition, we 
demonstrate how to lock a loop with an irregular reference, which has never been 
published before. 
In this approach we use simple clock squaring buffers with built-in offset to 
extract multiple clock edges from one cycle of a sinusoidal reference. The magnitude of a 
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sine wave contains phase information with sufficient phase to voltage gain around the 
zero-crossings. The clock buffers are used like comparators. Multiple edges are derived 
from one period of the reference. Effectively this forms a reference frequency multiplier. 
Since the ∆Σ is clocked off this higher internal reference, this allows for higher 
oversampling ratio (OSR). A detailed description on the ∆Σ and OSR is given in Chapter 
3. A higher OSR provides better quantization noise shaping and makes a wideband 
fractional-N PLL possible. 
The new reference derived from a sine reference contains six edges per cycle (the 
number “6” comes from the symmetry of a sine wave, this will be discussed further in 
Chapter 4). The edges are clustered around the original zero-crossings and form an 
irregular period. This is due to the fact that phase to voltage gain peaks around the zero 
crossings. Further from the zero crossings, the gain gradually decreases till it flattens out, 
where no phase information can be extracted. The irregularity of the clock is taken into 
account in the divider. We program the divider to divide such that the loop achieves 
steady state when the divided clock matches the irregular reference.  
In Figure 1.2 we compare our proposed fractional-N PLL with the conventional 
approach. The difference in architecture can be easily seen. Suppose fref is the reference 
frequency in the conventional approach, which equals fXO, the frequency of the XO, then 
with our proposal we create an internal reference of 6·fref. This frequency is the phase 
update rate at which the loop acquires and updates its error signal. This can be used to 
gain significant phase noise reduction, as we shall see in Chapters 2 and 3. The 
irregularity of the derived clock presents a challenge for the design. But because using a 
simple buffer to gain a 6x increase in the reference frequency brings a tremendous 
advantage in terms of quantization noise, we overcome the problem by imposing a fixed 
pattern to the divider. One issue associated with the fixed divider pattern is spurs. If the  
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fixed divider pattern does not match the reference pattern, there can be an increase in the 
spurious energy. For this we invented a calibration scheme that generates the perfect 
divider pattern to minimize spurs. The blocks that involve significant innovations are 
shaded with grey in Figure 1.2.  
1.4 PRIOR WORK 
1.4.1 Phase Noise Cancellation  
A fractional-N PLL is typically implemented using a ∆Σ modulator to modulate 
the desired fractional number into a sequence of integers, so that over time the divided 
clock approximates the desired fractional ratio [2]-[12]. This creates significant noise on 
the feedback clock. This noise (due to quantization) must be sufficiently filtered and 
isolated from the VCO to achieve a good phase noise performance. A digital-to-analog 
converter (DAC) based phase noise and spur cancellation technique has been developed 
[4]-[11]. In this approach a DAC is used to convert the quantization error after 1st order 
integration to current and then subtract it from the charge pump current. This technique 
requires a good dynamic range and linearity of the DAC. In [4] a 7 bit, segmented 
thermometric DAC was used in combination with a dynamic element matching technique 
to improve linearity. Gain matching between the DAC and CP also limited the 
quantization energy that remained after applying the technique. In [5] and [6], various 
calibration schemes are used to improve the technique. In addition, the matching 
requirement for a given performance increases drastically as the reference frequency is 
reduced. For example with reference frequencies of 35MHz, 48MHz and 50MHz, the 
approach achieves 15dB, 20dB and 29dB phase noise cancellation. A high reference 
frequency not only increases the power consumption, but it may also be unavailable in an 
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System-on-Chip (SoC) environment. The phase noise cancellation technique, though 
successful, is quite complicated in actual implementation.   
1.4.2 Fractional-N PLL through multi-phase VCO    
We have so far described multi-modulus fractional-N frequency synthesis where 
fractional division is achieved by using a ∆Σ modulator to modulate the desired fraction 
into a sequence of integers at an oversampling rate. This technique is capable of 
producing frequencies with arbitrary resolution, but the minimum phase step at the 
divider output is still equivalent to one VCO cycle. Another way of achieving fine 
frequency resolution is through the use of multiphase VCO [13]–[15], in which an analog 
interpolation is used to produce multiple phases. This allows the minimum phase jump at 
the divider to be ∆/n, where n is the total number of phases in the VCO. Since 
quantization noise power is proportional to ∆2, theoretically a 4x phase interpolation 
results in 12dB phase noise reduction. Phase mismatches among the multiple VCO 
phases can limit the performance and in [13] a dynamic element matching technique was 
used.     
1.4.3 Fractional-N All Digital PLL 
 All-digital PLL (ADPLL) frequency synthesis has emerged as a promising 
alternative to analog PLLs. In ADPLL a time-to-digital converter (TDC) is used to 
measure phase replacing the PFD and CP in traditional approach. A wideband PLL 
requires a linear TDC with fine quantization steps. TDC is typically implemented using 
an inverter chain or a Vernier delay line. The variations in the delay element produce 
fractional spurs, making a wideband ADPLL spurious performance still lagging that of an 




The tradeoff between loop bandwidth and phase noise represents a fundamental 
limitation in a fractional-N PLL. Our main contribution is to use a simple buffer for 
reference multiplication. This increases the OSR and allows for more efficient 
quantization noise shaping. The technique provides 24dB phase noise reduction or 6X 
improvement in loop BW. A calibration scheme is also invented to reduce spurs. The 
spurious energy arising from mismatches between the irregular cycles and divide pattern 
can be effectively calibrated out. The comparison between the proposed approach and the 












cancellation [5]  
25dB* 12MHz High Yes High power 
Multiphase VCO 
[13] 12dB








This work 24dB** 4MHz Medium Yes Irregular Reference 
Table 1: Comparison between our work and the state of the art for quantization noise 
reduction 
                                                 
* Measured result 






Chapter 2: PLL Fundamentals   
2.1 PHASE DOMAIN LOOP ANALYSIS 
The PLL is a nonlinear system which poses difficulties for the conventional 
analysis method of using a transfer function, especially during lock acquisition. However 
in the locked condition, a linear time-invariant (LTI) model can be used, assuming the 
PFD transfer characteristic is linear in this operating region [29]. A phase-domain LTI 
model is shown in Figure 2.1, where the PFD is modeled with a linear gain of π2CPI , 
and vK  is the VCO gain in [Hz/V]. The ideal integration s1   accounts  for frequency to 
phase conversion. Here we have assumed that the VCO response time is much faster than 
the loop bandwidth, as is typical, and no pole is modeled in the VCO gain. A second 
order passive loop filter formed by 1R , 1C and 2C  is used as an example for ease of 
analysis. The loop gain can be found as: 
 





































              assuming 21 CC >>      (2.1) 
 
This is a third order, type II loop with two integrator poles at DC. We approach a third 
order loop problem with a second order approximation by neglecting the high frequency 
pole at 1/(R1C2); this allows for an exact closed-form solution. Note in Eq. (2.1) the π2  
factor in the PFD gain is cancelled by the VCO gain given by vK⋅π2 in [rad/V]. 
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CKI vCP=ζ        (2.5) 
nω is called the natural frequency of the system. It is the resonant frequency of the un-
damped system. ζ is called the damping factor. A damped system prevents excessive 










=         (2.6) 
The unity gain frequency is found by setting 1)( =ujG ω  and the closed loop -3dB 
frequency is found by setting 2)( 3 =dBjH ω , respectively: 
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Figure 2.2: Unity gain BW and -3dB frequency vs. the damping factor 
The last approximation is used in design to quickly estimate the closed loop 
bandwidth. It is based on the plot in Figure 2.2 [30]. Equations (2.4), (2.5), (2.7) and (2.8) 
are used in design to find the loop filter components. vK  is heavily technology dependent 
and is usually not a design parameter; it is determined through circuit simulation. The 






Figure 2.3: Bode Plot of Open Loop Gain 
the loop gain initially has a -40 dB/dec slope, and the compensating zero brings it to -20 
dB/dec where it crosses over zero. The high frequency pole is used for high frequency 
suppression and should be placed outside the unity gain bandwidth (UGBW) to maintain 
sufficient phase margin. For optimum phase margin and transient response, uω is set 
approximately at the geometric mean of the zero and the pole, pzu ωωω =  [2]. 
Frequently the zero is placed at 1/3 of uω , and the pole is at 1/3 to 1/4 of uω . To 
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maintain loop stability uω needs to be between 1/10 and 1/5 of the reference frequency for 
integer-N PLLs, and typically much smaller for fractional-N PLLs. Based on these 
conditions, the loop filter components can be designed. 
2.2 PHASE NOISE AND JITTER 
Phase noise is a measure for spectral purity of a signal. In the time domain 
representation, it is the random fluctuation of the phase of a waveform due to timing 
“jitter”. Jitter by definition is the variation of the significant instants of a clock signal 
from their ideal positions in time. This is also referred to as “total jitter “or “absolute 
jitter” [31]. As illustrated in Figure 2.4, we have: 
 






Figure 2.4: Clock Jitter 
Absolute jitter can be derived from phase noise by integrating the total area under 
the phase noise curve. The lower integral limit is usually application specific. On the 
other hand, phase noise can also be derived by taking the power spectral density of 
jitter,{ }nj , assuming { }nj  is a stationary stochastic process. Power spectral density is a 
measure of energy distribution over frequency. For a wide-sense stationary random 
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process, it is defined as the Fourier transform of the autocorrelation function. Cycle-to-
cycle jitter and period jitter are in general the integrals of far-out phase noise. In 
applications like communication systems phase noise is more of a concern; while in 
digital clock generation, for example, timing jitter is more important. Phase noise is 
measured as the noise power in a unit bandwidth at an offset frequency ωm away from the 
carrier ω0, divided by the carrier power, resulting in the Single-Side-Band (SSB) noise 










ω θ=          (2.10) 
This can be understood as follows. An ideal oscillator produces a perfect sine 
wave corresponding to a Dirac impulse at ω0, with phase fluctuation θ(t), it becomes: 
 
))(sin()( 0 ttAtVout θω +⋅=        (2.11) 
This phase fluctuation causes the power to spill into adjacent frequency bins and 
forms a skirt on the voltage spectrum (see Figure 2.5). Consider a sinusoidal tone in the 




tAtV mmout ωθωω sincos2
sin)( 00 ⋅+≈      (2.12) 
Applying some trigonometric identities it becomes: 
[ ]ttAtAtV mmmout )sin()sin(2sin)( 000 ωωωω
θ
ω −+++≈        (2.13) 
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From Eq. (2.13), it can be seen the output spectrum of the oscillator consists of narrow 
FM side bands at ω0 ± ωm. We can relate the PSD for the oscillator output Vout to the 
Phase noise PSD: 
















































ωωδ −+++−=   (2.15) 
This analysis can be generalized to the entire phase noise skirt as long as θm<<1. For 
larger θm, Equation (2.11) can be expanded using Bessel functions [3]. In this manner the 
total phase noise skirt is translated to side lobes at both sides of the carrier frequency. 
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Since frequency is the derivative of phase we find the PSD for frequency deviation from 
the phase noise as: 
 
10/)(22 102)()( ωθ ωωωω
L
f SS ⋅=⋅=∆       (2.17) 
We are now set to derive the integrated phase jitter calculated from phase noise. 
Suppose the band of interest is between f1 and f2, the RMS phase error integrated for this 
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This also applies to spurs. Suppose a spur located at fspur is at Lspur ( in dBc), the jitter due 










=         (2.20) 




,, spurrmsnoisermstotalrms TTT +=        (2.21) 
2.3 HOW PHASE NOISE AND SPURS AFFECT A SYSTEM  
In modern communication systems PLL synthesizers are frequently used as the 
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local oscillator (LO) signal on the receive side to down convert an RF signal band to IF. 
The phase noise and spurious performance of the LO signal are particularly important in 
the receiving path. Excessive phase noise results in reciprocal mixing which limits the 
receiver sensitivity. In the process of down conversion, the phase noise of the LO will 
transfer on to the IF signal, and this is true even if the signal in the RF band is noiseless. 
This can become worse if a large blocker is present in the vicinity of a small RF signal of 
interest. The reciprocal noise due to the blocker would dominate the noise at IF. This is 
illustrated in Figure 2.6. In addition, the spurs on LO can directly cause channel 
corruption by mixing two adjacent channels down to the same IF frequency. This 
happens if a spur tone is located off LO by the same offset ∆f as an adjacent channel is 





Figure 2.6: Reciprocal Mixing  
 
Figure 2.7: Channel Corruption due to LO Spur Tone 
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On the other hand, when a PLL is used for clock generations in an SoC, the 
integrated phase jitter is more of a concern. For example, a PLL is generating a high 
speed sampling clock for an ADC as shown in Figure 2.8. Clock jitter causes a 
displacement of the precise sampling moment away from the ideal clock instance, and 
leads to a sampling error, which is proportional to the magnitude of the jitter and the 
slope of the continuous time signal. The SNR due to sampling jitter can be found as [33]:   
 
)/2log(20 sjinjitter fTfSNR ⋅⋅= π      (2.22) 








Figure 2.8: PLL Phase Noise Leads to Sampling Clock Jitter  
2.4 NOISE SOURCES IN A PLL 
As we have seen phase noise plays an important role in systems where PLLs are 
used. The most important noise sources in a PLL are the VCO noise and the reference 
noise. In addition, PFD, CP and the divider each contributes noise to the final clock. 
Fundamentally these are due to either thermal noise or 1/f noise. The effects of supply 
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and substrate activity due to digital switching circuits are often treated as noise as well. In 
this subsection, we use the LTI model derived in Section 2.1 to calculate the noise 
transfer function from each noise source to the PLL output [2], [3], [29]. The results 
provide important guidelines in process of making design tradeoffs. 
The LTI model from Figure 2.1 is re-plotted here in Figure 2.9 with an explicit 
noise source added for the reference and the VCO. The VCO noise is modeled as the 


















    (2.23) 
Here the PD gain and loop filter gain are represented by PDK  and )(sF respectively. 


























    (2.24) 
We can see the noise from VCO is high-pass filtered with pass band gain of 1 while the 
noise from reference is low-pass filtered with gain of N.  For both the transition band 
edge is the PLL loop BW. The multiplication factor of N comes from the fact that output 
frequency is N times larger than the reference. 
For a free running VCO, the zero-crossing times follow a random walk process 
and the jitter referenced to a fixed starting point grows unbound with the measuring time 








































Figure 2.10: Free Running VCO Noise  
This is described in Figure 2.10, where “vn” represents the instantaneous device 
noise (both thermal noise and 1/f noise in nature) with a variance of 2nσ , referred to the 
input of VCO [34], [35]. Jitter is measured at the output. Once the VCO is placed inside a 
PLL, as the time interval grows much larger than the reciprocal of the PLL loop BW, the 
loop tracks out the cumulative jitter from VCO and the RMS jitter becomes bounded. 







noise of the VCO and the XO reference in the cases of open and closed loop are shown in 








Figure 2.11: Open and Closed Loop Jitter  
The noise of PD, CP, the LPF and the divider can also be analyzed by referring to 
either the reference node or the VCO node, and by use of the corresponding noise transfer 
function. The CP usually contributes little noise due to the small duty cycle factor in 
steady state. In steady state the UP and DN pulses from the PD are nearly equal and only 
last for a brief moment to switch the CP on. In our design, the minimum pulse width for 
UP and DN signals is about 200 ps. Only during this brief moment can the internal noise 
from the CP make it to the PLL output. Overall the effect is averaged out by the reference 
period [2]. However the switching activities of the PD could cause supply ripples that are 
responsible for producing reference spurs. An LDO can be used to stabilize the supply 
and improve the spurious performance [59]. The noise from the LPF and OPAMP also 
contribute to overall noise through various low-pass and band-pass functions and requires 
careful design tradeoffs.              
Lω/1  
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Figure 2.12: Open and Closed Loop Phase Noise 
2.5 SUMMARY 
In this Chapter a phase domain LTI model for a PLL is introduced. The LTI 
model is often used in practical PLL design and in analyzing phase noise and jitter. Phase 
noise is the frequency domain representation of random fluctuations in the phase angle; 
jitter is the time domain representation of essentially the same phenomena. Various jitter 
components can be derived by integrating phase noise over a particular frequency band. 
In communication applications, phase noise limits the precision of a receive channel 
through reciprocal mixing. Distinctive spur tones can cause direct channel corruption. In 
clock generation, phase noise and spurs degrade the SNR in a subsequent ADC. Various 
noise sources are identified and their impacts on the overall PLL performance are 
carefully analyzed. 
Lf/1 mf Lf/1 mf
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Chapter 3:  Quantization Noise in Fractional-N PLL 
3.1 INTRODUCTION 
Fractional-N PLLs are a well-known technique to synthesize fine resolution 
frequency sources from a fixed reference signal. Arbitrarily spaced frequency sources can 
be synthesized without the need to use a low frequency reference as is the case in integer-
N PLLs. This removes the direct tradeoff between loop bandwidth and frequency 
resolution. Since loop bandwidth (BW) generally scales with the reference frequency, 
this opens up possibilities of building a wider band loop. In a popular approach, a ∆Σ 
modulator is used to modulate the desired fractional number into a sequence of integers 
so that over time the divided clock approximates the desired fractional ratio [2]-[11]. As a 
byproduct of this process, and for fractional-N PLLs in general, the instantaneous clock 
edges are never truly locked, except perhaps only momentarily. Nevertheless, the loop 
achieves steady state by aligning the time average of the divide-down clock to the 
reference clock. This creates significant noise on the feedback clock. This noise (due to 
quantization) must be sufficiently filtered and isolated from the VCO to achieve a good 
phase noise performance. If this noise is removed through additional loop filter poles, 
then fractional-N PLL does not provide bandwidth advantage over integer-N PLL with 
similar reference frequency. This defeats the purpose of fractional-N frequency synthesis. 
The tradeoff between loop bandwidth and phase noise represents a fundamental 
limitation in fractional-N PLLs. Over the years, several techniques have been 
successfully developed for BW enhancement.  Next we briefly review these techniques. 
3.2 QUANTIZATION NOISE BASICS 
A conventional fractional-N PLL is shown in Figure 3.1. A ∆Σ modulator 
generates a sequence of integers y[n], which modifies the divider’s instantaneous divide 
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Figure 3.1: A Conventional Fractional-N PLL 
ratio to N+y[n]. The divided down clock is compared to a clean reference fref. A 
frequency sensitive phase detector (PFD) first drives the frequency difference to zero, 
phase error is then measured using a charge pump by taking the timing difference 
between the corresponding zero-crossings of fref and fdiv. This error signal is used to drive 
the remainder of the loop and gets updated once every reference cycle. Under locked 
condition fvco = (N +α )fref , where α is the desired fractional ratio. The ∆Σ modulator 
serves to predict α using a sequence of integer numbers y[n], and shape the quantization 
noise energy toward high frequencies without adding a fixed pattern to it, such that eQ [n] 
= y[n]+α. Here eQ[n] is the zero-mean, high-passed quantization noise. It is the raw 
quantization error resulting from a quantizer inside the ∆Σ modulator. In general the raw 
quantization errors are treated as white noise, uncorrelated with the input. This allows a 
linear time-invariant model for quantization noise analysis using noise transfer function 
(NTF) [24]. The quantization noise adds to the overall phase noise at the output; the 
effect can be accurately modeled as shown in Figure 3.2 [36].  
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Figure 3.2: Linearized Model for Quantization Noise 
Under white noise assumption, the quantization noise power is ∆²/12, ∆ is the 
minimum quantization step. In a sampled system with sample rate of fref the entire noise 
power folds in the band of 0 to fref,  and the power spectral density becomes ∆²/(12·fref). 
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       (3.2)        
G(z) is the PLL closed loop transfer function, N+α is the nominal frequency ratio. Here 
the NTF of an nth order ∆Σ modulator is given by n)z( 11 −−  for ease of analysis and 
without loss of generality. This corresponds to an n-fold zero placed at DC in the NTF. 
The quantization step ∆ is taken to be 1. Notice in the above equations the noise shaping 
has lost one order due to the rectangle integration in the z domain. This is to account for 
the conversion from frequency to phase [2]. While the ∆Σ modulator controls frequency, 
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here we seek to derive the power spectral density for phase. After replacing z  with 
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where f0 is the PLL bandwidth, and the approximation is taken for f0<<fref. The 
factor 02 ff ref is the equivalent OSR as in the conventional ∆Σ theory. For 1
st order 
noise shaping, every doubling of the OSR reduces in-band noise by 9dB. In the proposed 
technique we increase the OSR by 6x and eq. (3.4) predicts a 24dB reduction for in-band 
noise. This can easily be seen in the simulation plots shown in Figure 3.3, where the 
quantization noise is filtered by the same PLL transfer function, modeled as a 3rd order, 
type II PLL. In one case the sample rate is 60MHz, and in the other 10MHz. The higher 
sample rate offers close to 24dB of noise reduction, as predicted in eq. (3.4). The choice 
of these numbers will become clear after we describe the reference multiplying scheme. 
3.3 QUANTIZATION NOISE CANCELLATION 
Quantization noise arising from the ∆Σ modulator limits the BW in a fractional-N 
PLL. Quantization error is often approximated as white noise since its spectrum appears 
random for busy input signals, but strictly speaking, quantization error is a deterministic 
process and correlates with the input. In digital implementations of the ∆Σ modulator, 








Figure 3.3:  Quantization noise of a 2nd Order ∆Σ in a Type II PLL 
into the loop filter, and no additional hardware is needed. The added cancellation path 
effectively isolates the VCO from the granularity of the divider, so the output can 
maintain the desired steady frequency with little phase modulation. This is known as the 
quantization noise cancellation approach in BW enhancement. Excellent references are 
found in [3]-[11]. A DAC is needed here to convert the pre-calculated quantization error 
to analog current, which is then subtracted at the loop filter summing junction. This is the 
DAC cancellation approach shown as the shaded path in Figure 3.4. DAC cancellation 
works by shielding the VCO control line from seeing the abrupt changes coming from the 
∆Σ’s attempt to approximate the desired fractional ratio. This approach is sometimes 
called analog interpolation [2]. 
Since the cancellation has to take place in the analog domain, the dynamic range, 
linearity and gain matching requirements of the DAC are crucial for complete or near 
complete cancellation. Noise shaping and dynamic element matching techniques are used 
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to improve the DAC resolution and linearity [3], [5]. Gain matching is improved using 
calibration schemes based on the sign-error LMS algorithm [4], [5]. 
Quantization noise degrades PLL performance and it must be attenuated before 
attempting to increase the loop BW. The quantization noise cancellation approach has 
proved to be an efficient method for BW enhancement but requires a DAC with good 
linearity and high dynamic range. Next we turn to another factor affecting the BW, the 
update rate, fupdate. 
3.4 PHASE UPDATE RATE 
One effective way of mitigating the quantization noise is to increase the reference 
frequency (while keeping the loop bandwidth the same). This increases the oversampling 
ratio of the ∆Σ modulator, thereby pushing more of the quantization noise outside the 
PLL bandwidth. Unfortunately, increasing the input reference frequency is not an option 
in most applications since a fixed XO is used for reference.  
To achieve an update rate higher than fref, a nonlinear block is necessary for 
frequency multiplication. To avoid significant phase noise degradation, this nonlinear 
block needs to be simple with a minimum number of devices. The DLL technique (delay 
locked loop) has been used for frequency multiplication to produce low phase noise 
clocks. In DLL, a reference clock is fed into a chain of uniform delay cells, the output 
from the delay chain is compared with the reference, and the resulting phase difference is 
used to adjust the delays till the two edges are exactly 2π apart. The delay cells form 
evenly spaced edges that span one reference cycle; these edges are combined into one 
faster clock [25]. Alternatively, a VCO is used as a re-circulating delay element, and the 
ring is periodically opened to align with the reference [26], [27].  However delay cells 
and edge combing logic can become the dominant noise source. In particular a DLL 
 29 
working on an input reference of a few MHz (as is very common in practice) will require 
several stages with relatively long delays which would either need a large number of 
digital inverters or an analog delay block. Both of these options are area intensive and 
also add a significant amount of phase noise. In our proposed architecture, much simpler 
buffers are implemented to extract additional edges from a sinusoidal reference. We 
assume inexpensive, readily available crystal oscillators in the tens of MHz are used as 
reference. 
3.5 A PLL WITHOUT CP AND DIVIDER 
In an early study we considered a charge pump free, divider less fraction-N PLL 
[55], [56]. In this phase locking architecture, we assume that the phase information is not 
just available from zero-crossings. Instead it is extracted from reference magnitude at all 
times. This allows phase information to update at a rate much faster than that of the 
reference signal, and potentially a faster PLL can be built. For the purpose of illustrating 
the idea, imagine a saw tooth wave as the reference with frequency fref, with amplitude 
range from 0 to 2π volt. It describes an ideal situation of voltage representing phase. The 
reference signal is then converted through an ADC clocked by the feedback clock. The 
ADC produces a digital representation of the saw-tooth phase. Simultaneously, we can 
calculate on a cycle by cycle basis of what the phase should be under the locked 
condition. Starting from some initial offset, it advances by π2)( ⋅outref ff  [rad] per VCO 
clock, where fout is the output frequency, refout fNf ⋅+= )( α . The difference between 
sampled phase and predicted phase is the error signal that adjusts the frequency control 
on the VCO. Once locked, the feedback loop reduces this error signal to zero. The phase 
prediction block is nothing but a phase accumulator also clocked by the feedback clock. 
The word being accumulated each cycle represents απ +N2  radians. The phase predictor 
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essentially predicts where the sampled phase would have to line up under locked 
condition. 
 
Figure 3.4: FNPLL architectures (a) Our Early work (b) an ADPLL  
Typically a saw-tooth reference is not attainable for the desired frequency range. 
A sine wave could serve the purpose as well. But since a sine wave traverses the same 
amplitude twice per 2π, a cosine reference would be needed to resolve this ambiguity. 
Sampling both I and Q references can also avoid the flat part of the voltage vs. time 
transfer, and this alleviates the noise degradation problem once the voltage-to-phase 
conversion has taken place. For the moment, we shall assume that both the sine and 
cosine references are available, and that the ADC alternately samples one and the other. 
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The nonlinear voltage-to-phase conversion is done through a table-lookup ROM. The 
complete architecture is shown in Figure 3.4(a). The VCO is assumed to be digitally 
controlled, similar to the one given in references [28]. 
 
Figure 3.5: Simulated phase noise for the CP-free fractional-N PLL 
In this PLL architecture, the ADC dynamic range becomes the bottleneck. The 
voltage resolution of the ADC directly translates into quantization in time. These 
quantization errors mix with the desired phase error, and the feedback loop ends up 
responding to both. To ensure that the quantization noise does not ruin the phase noise 
performance of the output clock, the ADC is required to have good dynamic range. Since 
the PLL output clock is targeting the GHz range operation, a high dynamic range ADC at 
this sampling range is difficult. An optimized design involves a simple prescaler to bring 
the ADC operating speed down. This is shown as the shaded block of Figure 3.4 (a). The 
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prescaler divides the VCO frequency by a fixed N1. The loop operates on the same 
principle as discussed, and the only difference is that the phase being accumulated is now 
N1 times larger. Figure 3.5 shows the phase noise simulation for fout =1.22GHz, fref 
=10MHz, N1=16, 1/ Nff outupdate = . A 10-bit flash ADC running at fupdate (about 75MHz) 
is used. 
The phase domain transfer function is derived using the small signal model shown 
in Figure 3.6 [55]. t(k) represents the output clock transition timestamps, k=1,2,3.., is the 
clock transition index number; the input is modeled as a continuous phase, 2πfref·t, 
sampled by the feedback clock t(k). After the analog-to-digital conversion, 
 
0)(2 θπθ ++⋅= ADCrefin ektf     (3.5)  
Here eADC is the quantization noise of the ADC, 0θ  is the initial phase offset when t(k)=0. 
Similarly,  
)(2 0 ktfout ⋅= πθ         (3.6) 
Phase accumulator acts like an integrator to the phase step, but when the clock transition 



















    (3.7) 
T0 is the nominal output clock period. Eq. (3.7) indicates that the accumulator block 
correctly predicts the edges where the sampled phase would have to line up under locked 
condition. This is also the reason its output is designated as refθ . In a sense, the feedback 
clock operates on the input sinusoids to generate inθ , and inθ acts like the feedback phase. 











)(        (3.8) 
VCO is modeled as a digital integrator; KL is the loop gain in [Hz/rad]. Replacing 
inθ with (3.5) and dropping the arbitrary initial phase to simplify the equations, we obtain 
























    (3.9) 
G(z) represents a digital loop filter, KL is the loop gain in [Hz/rad]. We can see that the 
transfer function is a low-pass function with a DC gain of N, as expected. 
 
An interesting parallel can be observed between our CP-free PLL and an all 
digital PLL described in [28]. The ADPLL is symbolically shown in Figure 3.4(b). The 
VCO phase is measured by accumulating a “1” on every output clock edge. Once locked, 
the expected phase of the VCO can be calculated by accumulating the desired fractional 
ratio α+= NN frac  on each reference clock. The difference between the calculated phase 
and measured phase forms the error signal, and is determined using a time-to-digital 
  
Figure 3.6 Small Signal Model for Our Early Work  
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converter (TDC). The TDC is built as an array of inverter-delay elements and flip-flops. 
The inverter-delay based PD introduces a dead-zone the size of one inverter delay. For 
130 nm CMOS technology this delay is typically 30 ps, but varies as much as 100% with 
process and temperature. As a result, this approach suffers a slow update rate (which is 
the same as fref ) and with an output clock jitter window equal to the dead-zone. By 
comparison, in our PLL architecture, a digital word representing fracNπ2  is 
accumulated; the instantaneous phase of the VCO is measured against the sine reference 
using an ADC, both events happen at the rate of fupdate, which is much faster than fref. 
Consequently a faster PLL can be built. Due to the ADC dynamic range bottleneck issue 
discussed above we have decided to pursue a new architecture for this dissertation. This 
new architecture is presented in Chapter 4. 
3.6 SUMMARY 
Fractional-N PLL provides a convenient way to synthesize frequency with 
arbitrary resolution from a fixed reference. This is typically done using a ∆Σ to modulate 
the desired fractional ratio into a sequence of integers at an over sampled rate. The 
quantization noise presents a limitation for fractional-N synthesis. Phase noise 
cancellation technique has been developed to overcome the problem, but a successful 
implementation of this approach requires a good matching between the cancellation path 
and signal path. On the other hand a higher update rate would provide a more efficient 
quantization noise shaping through higher OSR. The high-passed quantization noise can 




Chapter 4:  Proposed Fractional-N PLL 
4.1 GENERAL IDEA 
A precision reference for a PLL is typically generated using a quartz crystal 
resonator, which produces a sine wave. We utilize the fact that phase information is not 
only available at the zero-crossings of the sine wave, but also embedded in the voltage 
slope near the zero-crossings. Similar to a saw tooth reference, we have a case of voltage 
representing phase. If we use comparators with properly managed thresholds, multiple 
clock edges can be extracted from the sine wave. The general idea of the proposed 
approach is illustrated in Figure 4.1. Suppose we have five comparators each with a 
threshold voltage relative to the XO magnitude as marked on the sine wave. The 
comparators produce a set of duty-cycle skewed clocks shown below the sine wave. 
Running through a one-shot logic element the comparator outputs can be combined into 
one clock which on average is 10x the original XO frequency.  
Contrary to a saw tooth reference a sine wave flattens out near 90° and 270°. 
Since the phase to voltage gain at these locations is close to zero, no phase information 
can be extracted. As a result, the new clock takes on a bursty look. We propose to lock 
the loop using this faster but irregular clock. This is achieved by programming the divider 
with a divide pattern which anticipates the irregularity of the reference. The purpose is to 
produce a feedback clock which matches the incoming pattern locally. While the loop 
gets updated at each time instant according to the irregular clock events, we must 
maintain noise shaping for fractional errors for good phase noise performance. The 
details are described in Section 4.3. The divide pattern repeats with each cycle of the 
original XO signal. A set of cyclic shift registers can be used to produce the pattern.  
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Figure 4.1: The General Description for the Proposed Approach 
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4.2 REFERENCE MULTIPLIER 
Quantization noise degrades PLL performance and it must be attenuated before 
attempting to increase the loop BW. The quantization noise cancellation approach as 
described in the earlier Chapter has proved to be an efficient method. In this work we 
developed a simple technique to extract six edges from one period of a sinusoidal input 
reference, and update the phase detector 6x faster than the reference frequency, 
effectively forming a reference multiplier. This allows for better and more efficient noise 
shaping and moves most of the quantization noise beyond the PLL bandwidth. For a 
second order delta sigma modulator, a 6x increase in OSR theoretically results in 24dB 
reduction in quantization noise [57], [58]. While many nonlinear blocks perform 
frequency multiplication, noise degradation is the key factor to watch for. Since a well-
designed PLL will have an in-band noise performance following that of the reference 
signal, the nonlinear block intended to achieve higher phase update rate must also not 
degrade the noise performance significantly from the original reference.  
An on-chip reference is typically generated by placing a high quality crystal in the 
feedback path of an amplifier, generating a sinusoidal signal which is processed by a 
squaring buffer to produce a clock. In this work, we propose to use additional buffers 
with built-in offsets to extract multiple edges from the amplitude of a sine wave. The 
schematic is shown in Figure 4.2. A balanced buffer with equal driving strength of the 
PMOS and NMOS devices puts the threshold at the input zero crossing. In this approach, 
we simply take advantage of the magnitude information near the zero-crossings and 
produce more edges for phase update using similar squaring buffers, but with embedded 
offsets. As long as we keep the thresholds near the zero-crossings, noise degradation is 

























Figure 4.2: Reference Clock Edge “Multiplier” 
noise at each transition point and referred to time domain to obtain the RMS jitter. Figure 
4.3 shows the results.  
We now obtain a new clock which has 6 edges per cycle, but the edges are 
clustered and the new clock assumes an irregular period. This becomes the new reference 
with which we attempt to lock the loop. The issue we must address first is whether noise 
shaping can be preserved when an irregular clock is applied to a ∆Σ. Since there is no 
published record on this issue, we took a simulation approach and the simulation results 
are detailed in Section 4.4. We conclude that the irregular clock does not degrade noise 
performance significantly compared to when an ideal clock with equal average frequency 
is used, given that the variations among these cycles are not so much as to overload the 






Figure 4.3: PSS simulation to calculate RMS jitter on the clock edge “multiplier” 
We start with a second order ∆Σ modulator [4] as shown in Figure 4.4 (a), and the 
irregular clock shown in 4.4 (b). In a digital implementation, the same clock is used to 
update the state and the output of the modulator, and both are saved in registers. There is 
no distinction between a longer bit cycle and a shorter one since each enters the loop 
exactly once at the active clock edge. This largely preserves the noise shaping property. 
In addition, since the loop gets updated more frequently during T0, T2, T3 and T5 (thus 
higher OSR), and less so during T1 and T4 (thus lower OSR), the overall effect approaches 
that of an ideal clock. This is the fundamental limitation of this approach. The problem 
can be overcome by simultaneously employing a sine and a cosine as reference. In many 
systems both I and Q signals are readily available.   
4.3 DIVIDE PATTERN 
The bursty nature of the clock must be taken into account in the divider to ensure 
robust lock. We need program the divider to divide by a smaller number when there are 
more edges and divide by a larger number when there are fewer. To see how to 
incorporate a divide pattern in the output of the ∆Σ, let us take a look at the new reference 
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Figure 4.4: (a) Delta-Sigma Modulator and (b) Divide pattern 
shown in Figure 4.4 (b). There are six irregular periods from T0 to T5 spanning one 
reference cycle, Tref = T0+ T1+ T2+ T3+ T4+ T5. Assuming the desired synthesized 














αN 543210 +++++=+          (4.1) 
The first period T0 contains P0 VCO cycles, and second contains P1 VCO cycles and so 
on. In total there are N+ α =P0+ P1+ P2+ P3+ P4+ P5 VCO cycles, Pi = Ti/Tvco for i=0 to 
5. The {Pi} form an ideal cyclic divide pattern. Since each Pi is in general a fractional 
multiple of the VCO period, a quantized version is needed to control the divider. The 
details are described in Figure 4.5. We start by defining a new ratio N'+α'= fvco/favg, 
where favg is the average frequency of the irregular clock, for the reference multiplier 
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Figure 4.5: Generating the divide pattern  
described in Section 4.2, favg=6·fref. It follows that N'+α'= (N+α)/6, N'=floor((N+α)/6) 
and α'=(N+α)/6-N'. Note α' is the new fractional ratio and input to the modulator with 
signal transfer function of 1. Next we derive a zero-mean pattern given by Pi- (N'+α') for 
i=0 to 5, and separate the sequence into integer parts Pint(i) and fraction parts Pfrac(i). The 
integer parts are summed with N' outside the ∆Σ loop to form a divide pattern that allows 
the feedback clock to locally match the incoming pattern. The fractional parts are injected 
back to the loop before the quantizer to gain noise shaping. It is necessary to maintain 
zero DC on the fractional pattern in order to set the PLL frequency correctly. An example 
on how to generate the zero-mean sequences is shown in Figure 4.6. In the example T(i) 
is the irregular clock period of the reference; P(i) is the ideal divide pattern. The zero-
mean pattern is obtained and separated into Pint(i) and Pfrac(i). Not there is more than one 
way to derive Pint(i) and Pfrac(i), and the calibration loop described in Section 4.4 will 
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eventually determine the sequence which minimizes the spurious energy. The proposed 
PLL is shown Figure 4.7. 
Figure 4.6: an Example 
4.4 SYSTEM LEVEL SIMULATIONS 
Matlab and Simulink tools were initially used to establish the viability of this 




favg: 60MHz T(0) T(1) T(2) T(3)













wave was used and six clock edges are derived from angles near 0°, ±45°, ±135° and 
±180° based on the sine wave amplitude information. This is done using the reference  
 
Figure 4.7: Overall Proposed PLL 
Figure 4.8: Simulink Model for Proposed PLL 
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multiplier which was modeled using comparators as shown in Figure 4.10. Random 
offsets were also added to the trip point of each comparator, and this is discussed in the 
Section 4.5 on calibration. The PFD was modeled using two Flip-Flops as it is commonly 
implemented. A continuous VCO model from the Communication Blockset was used in 
the simulation. The divider model is shown in Figure 4.10. The ∆Σ was modeled in a 
separated Matlab file and its output sequence was read in using a triggered signal port. 
The separate modeling approach allows for a faster simulation.  
 
Figure 4.9: Simulink Model for Reference Multiplier 
Figure 4.10: Simulink Model for Divider 
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Figure 4.11: Phase noise of proposed system compared with conventional PLL 
Conventional system with ideal Reference 
fref fvco Icp  Kvco R1 C1  C2  
10 MHz 100.123·fref 10 uA 2.5 GHz/V 10 KΩ 300 pF 10 pF 
Proposed system with irregular reference 
favg fvco Icp  Kvco R1 C1  C2  
60 MHz 16.6872·favg 2 uA 2.5 GHz/V 10 KΩ 300 pF 10 pF 
Table 2: Loop filter components  
The simulations were carried out for two cases, one for the proposed PLL, and the 
other for conventional PLLs using an ideal 10 MHz reference. Loop BW was kept equal 
for ease of phase noise comparison. Figure 4.11 shows the phase noise plot calculated 
from these simulations, and loop filter components listed in Table 2. The absolute jitter of 
the output clock is measured and collected for 217 samples under locked condition. From 
this time domain jitter the SSB power spectrum density is then calculated and normalized 
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to 1 Hz bin. We can see that the proposed system has over 20dB in-band phase noise 
reduction compared with a 10 MHz conventional PLL, approaching the theoretical limit 
predicted in (3.4). It shows that the irregular reference system does not degrade noise 
performance significantly when compared to the ideal 60 MHz system. However 
additional spurs are introduced. The lowest spur occurs at the original reference 
frequency of 10 MHz (a symmetry in the reference multiplier model pushes the spur to 
20 MHz in Figure 4.11). Note this noise reduction can be traded off for bandwidth. 
Figure 4.12 shows the transient response on Vtune for the proposed PLL. In contrast it 
also shows transient response on Vtune for a conventional PLL with a 10 MHz reference. 
In the locked state, the divided clock matches the irregular reference clock up to a 
quantization error. The locked waveforms are displayed in Figure 4.13.  
Figure 4.12: Vtune Transient Response 
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Figure 4.13: Locked Waveforms 
4.5 SUMMARY 
In this chapter we presented the new PLL architecture which forms the main body 
of this dissertation. We use simple clock buffers with built-in offsets to extract six edges 
per period of a sinusoidal reference. The edges are combined into a faster, but irregular 
clock to drive the rest of the PLL, effectively forming a reference multiplier. On average 
this clock is 6x faster than the original reference. The irregularity of derived clock is 
taken into account in the divider control. This is done by adding a fixed divide pattern 
along with the ∆Σ control bits. The integer pattern allows the feedback clock to locally 
match the incoming waveform, while the fractional pattern is injected back to the ∆Σ 
loop to gain noise shaping. This new architecture allows for a 6x increase in loop BW 
when similar phase noise is considered; or a 24dB improvement in phase noise when the 
bandwidth is kept the same.  
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Chapter 5:  Spur Tone Calibration 
5.1 ORIGIN OF SPURS 
We have proposed a new fractional-N PLL architecture where a sinusoidal 
reference is used to generate multiple edges per cycle for faster phase update. This acts 
like a reference multiplier and allows for better quantization noise shaping. The non-
uniform clock derived from the sinusoid has the longest repeating pattern at fref, leading 
to FM sideband at fref, even though the update rate is 6x higher on average. The origin of 
the spurs can be explained as follows. Figure 5.1 shows a few cycles of the irregular 
reference clock and the divided clock. In steady state, the phase difference between the 
irregular reference and the similarly divided down clock produces a ripple on Vtune 
which is proportional to the phase error Φi. We approximate the nonlinear sampled data 
system with linear analysis for small signal response. 
Figure 5.1: Origin of Spurs 
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Assuming the frequency content of Vtune at fm is Vrms, the modulation side band 
relative to the carrier at fm is found as: 
 
(m)J(m)JKVSB vrms 012 ⋅⋅⋅=     (5.1)    
Here the J’s are the Bessel functions where J1 is related to magnitude of the 1st 
side band and J0 is for the carrier, m is the modulation index and Kv is the VCO gain [2]. 
If Ti and Pi are exactly matched as described in 4.3 for i=0 to 5, then Vtune only accounts 
for the residual fractional error and occasional noise, where the fractional error is high-
pass filtered due to the ∆Σ loop. Simulations showed the total energy of these spurs, 
referred to as inherent spurs hereinafter, is much less compared to integrated phase noise. 
In actual implementation, the squaring buffers used in the frequency multiplier are 
subject to process and temperature variations. As a result there are static mismatches 
between Ti and Pi. This can lead to significant growth in spur energy. We devised a 
calibration scheme using the Newton-Raphson method [38] to find the optimum divide 
pattern Pi  in the search space, which best match the irregular reference cycle Ti for i=0 to 
5, resulting in a calibrated spur energy similar to that of the inherent spurs. The 
calibration algorithm is described next.  
5.2 CALIBRATION ALGORITHM 
The calibration algorithm is described in Figure 5.2. A simple FFT routine is used 
to recursively calculate the total spurious energy in the PLL output clock while 
perturbing the divider pattern (P0 to P5), we move the divide pattern consecutively toward 
the direction which lowers the spurs. The calibration ends when a global minimum in 
spurious energy is found or a pre-specified precision is reached. The calibration scheme 
























In Figure 5.3 the stepped curves show spur energies summed from the 6th tone to 
the 1st tone. The noise is integrated separately for the same frequency range, seen as a 
cluster of curves. The integration was carried out from the high frequency bin to the low 
frequency bin to best illustrate the effect. To simulate the calibration scheme, random 
10% offsets are introduced into the squaring buffers. The starting point shows the worst 
case total spurs (red) which dominate the noise power. After 9 iterations the total spur 
energy was reduced by 10x. The “best calibrated” curve (blue) marked in the plot does 
not represent the limit of the calibration scheme. In fact by allowing sufficient iterations, 
the calibrated spurs approach the inherent spurs (cyan). Note that the integrated noise is 
 
Figure 5.3: Spur Tone Calibration 
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similar for all cases. This is also compatible with what we observed in Figure 4.11 and 
discussed in Section 4.2.  
Alternatively, the calibration scheme can be carried out by perturbing the 
comparator thresholds instead of the divide pattern. The buffers used in the reference 
multiplier are essentially comparators with built-in thresholds, where the thresholds are 
determined by the device strengths in the buffers and the degeneration resistors.  By 
systematically perturbing the thresholds, the same calibration result can be achieved.  
5.3 IMPROVEMENT ON CALIBRATION 
We have developed a calibration algorithm based on PLL output phase. A simple 
recursive DFT engine can be implemented to compute the spurious energy, which in 
itself has very low area impact since only a sub-set of frequency bins are involved. 
However the algorithm requires accurate phase measurement at  fvco. A good reference at 
fvco in an SoC environment is difficult to come by, which makes the calibration scheme 
unrealistic for certain applications. In this section, an improvement of the calibration 
scheme is described. 
The phase detector measures the timing difference between the input clock and 
the feedback clock, and produces an error signal which drives the loop to steady state. 
Under locked condition the error signal is nothing but a sequence of narrow pulses with a 
net sum of zero. The frequency contents of the error signals are highly correlated with the 
output phase. Instead of measuring output phase, we can obtain the same information for 
calibration from the phase detector output, in fact only a running average is needed. In a 
digital implementation where the error signal is represented as a digital word, the average 
is easily obtainable through a set of accumulators. In this modified calibration scheme, 
the phase detector output pulses are summed according to their index position in the XO 
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period over 1000 cycles, and normalized to the unit interval (UI) by multiplying the 
average reference frequency, favg. The result forms an error pattern δi, i=0 to 5. δi 
represent the average phase error which update the loop six times per XO cycle. Ideally 
the error pattern should be zero once the loop is locked. Any static mismatch between Pi 
and Ti will lead to a significant increase in δi. The calibration algorithm is based on this 
set of time domain information. A 50 to 100 mV offset is randomly introduced on each 
Ti. During each calibration run, the max(+) and min(-) phase errors and their indices are 
located, then a ∆ is subtracted in the divide pattern at the maximum index, and 
compensated in the minimum,  allowing the total divide ratio in each XO period to 
remain constant and equal to N+α on the average. The step size ∆ is adaptable depending 
on the magnitude of the error. The error pattern after 10 calibration runs is reduced over 
10x. This is shown in Figure 5.4. Note δi are defined on reference edges indexed from 1 
to 6, corresponding to the irregular cycle defined by Ti for i= 0 to 5.  
From the steady state jitter we again calculate phase noise and the results are 
plotted in Figure 5.5. Only three runs are plotted for picture clarity. At the start of 
calibration, the PLL exhibits strong spurs at 10MHz and its harmonics. After 10 
iterations, the 10MHz spur is reduced by 15dB, the second and third spurs are reduced by 
about 20dB, while the fourth spur is reduced to below the noise floor. As discussed in 
Chapter 4, and also shown in Figure 5.5, that the static mismatch between Pi and Ti does 
not degrade the phase noise in a significant way, it mainly affects spurs. 
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Figure 5.4: Error Pattern over 10 Calibration runs  
Figure 5.5: Spur reduction through calibration 
 
 
Phase error at the end of calibration 
Phase error at the start of calibration 
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5.4 SUMMARY 
We have developed a new PLL architecture where a fast clock with irregular 
cycles is used to lock the loop. One problem associated with the proposed approach is the 
degraded spurious performance due to process and temperature variations. These PVT 
variations alter the thresholds of squaring buffers and create a mismatch between the 
reference cycles and divider pattern. In this chapter we presented a calibration algorithm 
based on Newton-Raphson method to overcome this problem. The calibration scheme 
calculates the spurious energy and modifies the divide pattern towards a direction which 
minimizes the spurious energy. An improvement in the calibration scheme is introduced 
in Section 5.3, in which an error pattern is calculated and used to modify the divide 
pattern. This makes it possible to implement this technique for applications when a quality 
high frequency on-chip reference is unavailable. In simulation, the calibration scheme 
was shown to lower the spurs down to inherent spurs level, which becomes insignificant 
compared to the phase noise. 
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Chapter 6:  Circuit Implementations 
6.1 REFERENCE MULTIPLIER 
The schematic for the reference multiplier is shown in Figure 6.1 with a 
sinusoidal input “Vin” driving three buffers. The first stage buffers use fairly large 
devices to reduce its 1/f noise contribution. An N-well resistor was used for source 
degeneration for two of the buffers to create offsets. The value of the resistor was 
determined through simulations; 500 Ω was needed to place the edges roughly at ±45°. 
As described in Chapter 3, the exact angle does not matter, as long as there is sufficient 
gain at the phase to voltage slope (so as to not to fall in the flat region of the sine wave). 
In addition the trip points should be reasonably displaced from the zero crossing. The 
first condition ensures a good phase noise on the derived clock; the latter prevents the 
loop from overloading when the variations among these irregular cycles become too 
large. A pulse of 1 ns is formed for each of edge created by the offset buffers and 
combined into the final clock, “Vout”. Only the rising edges are used in phase 
comparison, careful attention was paid to maintain a sharp transition on this edge through 
the signal path. The simulated results are shown at the top of Figure 6.2.   
This idea of frequency multiplication can be extended to quadrature references for 
systems where such references are readily available. A poly-phase filter can also be used 
to generate quadrature signals [39], in which a simple RC network is used to create 0°and 
90° phase shift. When quadrature references are used for the proposed frequency 
multiplier, additional edges can be extracted from the cosine wave when the sine wave 
flattens out and vise versa. This provides a 12x increase in the reference frequency. The 
simulated waveforms are shown at the bottom of Figure 6.2.  
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Figure 6.1: Reference Multiplier 
 
 
Figure 6.2: Circuit Simulations on REFM 
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6.2 PHASE DETECTOR 
6.2.1 The Mixer PD 
There are various ways to implement a phase detector. A mixer can be used as an 
analog approach for phase detection [2], [3]. In this case two sinusoidal inputs with equal 
frequencies )sin( 11 ϕω +tA  and )sin( 22 ϕω +tA are multiplied in a mixer, the output is 
given as:  
 
)2sin()sin( 2121 ϕϕωϕϕ ++⋅+−= tAAV sdPD       (6.1) 
where the first term is the desired signal at DC and the second is the unwanted signal at 
twice the reference frequency of the input signal (the sum-product). A signal at the 
reference frequency can also be present depending on the LO-to-IF and RF-to-IF 
isolation. This kind of PD can operate at very high frequency and is good for applications 















6.2.2 The EXOR PD 
A digital equivalent of an analog multiplier is an EXOR gate. Similarly an EXOR 
gate can be used as a PD. It requires two input clocks with similar frequency. The 
waveforms are shown in Figure 6.3. When the two inputs with equal frequency are off by 
± 90°, the output waveform is at twice the frequency and averages to 0. As one input is 
phase shifted against the other, the average output is a triangular waveform with its linear 
operating region stretched from π−  to 0, or from 0 to π . This limits the PLL locking 
capability. In addition the EXOR PD would not produce meaningful result if one input is 
twice the frequency of the other. 
Figure 6.4: Schematic of PFD 
6.2.3 The Phase Frequency Detector 
A popular PD uses an asynchronous tri-state state machine implemented with two 
flip-flops. The built-in memory function allows the PD to detect frequency as well as 
phase. The schematic used for this work is shown in Figure 6.4. A rising edge of the 
REFCLK triggers an UP pulse which is turned off only at the arrival of the next rising 
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edge of FBCLK. Similarly a rising edge of the FBCLK triggers a DN pulse which is only 
turned off by the next arrival of the REFCLK. The gates inserted in the reset path add a 
fixed delay which will cause an overlap at the end of the UP and DN pulses, where both 
are momentarily turned on. This removes the dead zone in the phase detector [2]. It is 
important to keep both the UP and DN pulses with equal path delays. A transmission gate 
is also used to pad the path between UP and UPZ, and DN and DNZ. In addition mirror 
symmetry is maintained in the layout from top half to the bottom half in order to 






Figure 6.5: PFD combined with CP  
The PFD can be conveniently combined with a CP as shown in Figure 6.5. The 
UP and DN pulses are used to turn on and off a pair of switches that controls a pair of 
current sources in the CP. With arbitrary clock edges for REFCLK and FBCLK as 
illustrated in Figure 6.6, the UP and DN pulses and the charge packets delivered by the 
CP to loop filter is also shown in the same plot. Note there is a brief overlapping period 
when both UP and DN are on. By sweeping one input clock against the other (both with 
equal frequency), we can see the linear range extends to from π2−  to π2 . 
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Figure 6.6:  PFD Linear Operation Range 
6.3 CHARGE PUMP 
A current steering CP was selected for its fast switching time [48]. The simplified 
schematic is shown in Figure 6.7. The switches are set in the ohmic region driven by full 
swing UP and DN pulses. This is to avoid the fast switching of bias signals as needed for 
switches in saturation. Overlapping clocks were created between the complimentary UP 
and UPZ, DN and DNZ pairs to ensure a continuous flow of current. The cascode devices 
provide a good isolation between the CP plus and minus nodes [11]. In addition, a buffer 
is used to balance the CP output with the dummy branch, which prevents charge sharing 
from the dummy side. It is important to keep a linear conversion gain from the phase 
delta and the charges delivered by the CP. Nonlinearity in this transfer is particularly 
harmful in a wide band fractional-N synthesizer, since this could result in quantization 
noise folding down from the high frequency. A fully differential CP design is 





















Figure 6.7: Schematic of CP 
 











order to reduce the complexity and lower the risk. The phase to charge transfer is shown 
in Figure 6.8. There is a small cross-over distortion, which is typical for this kind of 
phase detection, since multiple current sources are working simultaneously to determine 
the phase to charge gain. Additionally the two input signals can easily have crosstalk 
through the power supply [11]. 
6.4 LOOP FILTER 
6.4.1 Active Loop Filter with Explicit CP 
A second order active loop filter is used to implement a type II third order PLL [2]. This 
is shown in Figure 6.9. Compared to the passive loop filter in Figure2.2, the active one 
 
Figure 6.9: Active Loop Filter 
provides additional isolation for the Vtune node, and is in general more advantageous for 
spurious side bands. Both passive and active loop filters give identical transfer function. 
A well designed OPAMP should contribute minimum noise. The loop filter components 
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are determined based on the linearized phase domain model described in Section 2.1. The 
loop gain for the PLL is re-written here as: 
Here N represents the divide ratio between the output frequency and the average 
frequency of the irregular clock. The compensating zero is located at 111 CR , and the high 
frequency pole at 211 CR . Additionally the unity gain frequency is approximately: 
Figure 6.10: PLL Loop Responses 
Assume that the output frequency is 2.5GHz, and the input XO frequency is 10MHz. 














=        (6.2) 
NRKIω vcpu /1≈            (6.3) 
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60MHz. In addition from Spice simulation, we find the VCO gain vK  to be approximately 
7GHz/V. By setting the unity gain frequency to 6MHz, we then find the loop filter 
components as follows: Icp=100µA, R1=2KΩ, C1=70pF and C2=5pF. This also puts the 
zero at 1.1MHz, and the pole at 17MHz. Figure 6.10 shows the loop response. 
6.4.2 Active Loop Filter with Implicit CP 
Alternatively the loop filter can be implemented using an implicit CP [59]. This is 









Figure 6.11: Alternative active loop filter 
wireless connectivity and broadcast applications. While this architecture is functionally 
equivalent to the LPF in Figure 6.9, it allows for significant area savings by using a large 
R and moderate C for loop stabilization. The ‘windowing’ concept was used to mitigate 
the problems of excessive thermal noise from the loop filter, as well as spurs from droop 




A simple two stage OPAMP was used in the design. It features a rail-to-rail 
folded cascode input stage and a class AB output stage [40], [41] [59]. The opamp works 
off a 1.4V analog supply. The schematic without the main biasing block is shown in 
Figure 6.12.  
Figure 6.12: OPAMP Schematics 
The PMOS differential pair MP1 and MP2 form the main input pair. A small NMOS 
differential pair MN1 and MN2 is included in parallel, to provide amplification just in 
case the amplifier input common mode gets stuck at a high value during start up. MP3 
and MN3 form the floating-gate battery and are used to enable the class AB operation for 
power efficiency. In-phase current generated from the differential stage flows into the 
source of MP3 and MN3, and the two trans-linear loops formed by MP3 MP4 and MP5 
and by MN3, MN4 and MN5 are used to bias the output devices MP6 and MN6, 
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respectively. The output stage was designed to have a strong class A and a weak class B 
operation, this is to accommodate the loop during transients where a surge of current may 
be needed due to loop peaking. Figure 6.13 shows the simulation results for the OPAMP 
output noise, loop response and the filter function. The OPAMP was designed to have a 
BW that is approximately 10x the PLL BW. The OPAMP noise is dominated by the input 
differential pair (MP1 and MP) and the summing current sources.  
Figure 6.13: OPAMP Response 
6.5 VCO 
Ring oscillators are widely used in PLLs for their simplicity and smaller silicon 
area. The oscillator core consists of a chain of CMOS inverters forming a delay line. The 
frequency of oscillation is determined by the total phase shift of 360° at that frequency. 
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Note that half the cycle delay is obtained through polarity inversion by using an odd 
number of inverters. Tuning is achieved by changing the current to charge the inverter 
paracitic capacitance, and this leads to a large tuning range. The need for using an odd 
number of inverters limits the highest operating frequency achievable, since a minimum 
of three inverters are needed. For differential inverters with cross-coupled connections 
two inverter implementations are possible. A dual-delay path topology has been reported 
to increase the operating frequency and tuning range [42], in which a negative skewed 
delay is used in combination with the normal delay to enhance frequency. In spite of its 
simplicity and suitability for CMOS technology, ring oscillators suffer from poor phase 
noise due to their inferior Q factor. The Q factor for ring oscillator is given in [2], where 






osc ⋅=⋅⋅== ππω 2
    (6.3) 
 
Figure 6.14: Ring Oscillator 
The symbolic view of the VCO schematic is shown in Figure 6.14. A simple three 
stage inverter loop is used in the VCO design. The sizes of the transistors forming the 
ring which have a strong bearing on the phase noise and power consumption of the VCO 
have been optimized carefully [49], [50]. The ring oscillator supply is connected to the 
loop filter output. A level shifting buffer translates the oscillator output to the digital 
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supply voltage domain. The level shifter is implemented using capacitive coupled self-
biased inverter stages. The capacitive coupling places the ring-oscillator output 
symmetrically around the threshold voltage of the level-shifters, resulting in an excellent 
duty cycle. 
6.6 PROGRAMMABLE DIVIDER 
On a cycle by cycle basis, the divider reads in the control bits from the ∆Σ output 
and divides the VCO frequency accordingly. Typically the divider needs to maintain 
proper operation at a frequency 30% higher than the VCO frequency to ensure lock 
acquisition. The divider uses a cascade of divide by 2/3 cells followed by a counter [44], 
[45]. The divide by 2/3 cell normally divides by 2 unless both the control input and bit 
input are logic 1, in which case it divides by 3. The schematic is shown in Figure 6.15.  
 
Figure 6.15: Divide by 2/3 Cell 
Current model logic is used to implement the latches in these cells, which also 
have a built-in AND function. The latch architecture is shown in Figure 6.16. The NMOS 
devices on the left establish a current commuting path, while the cross-coupled NMOS 
devices provides a positive feedback. The two PMOS devices act like nonlinear 
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resistances [45], [46].  The divider can divide arbitrarily from 16 to 255. Including layout 
extracted paracitic capacitance the divider can operate up to 9GHz in simulation.  The 






















Figure 6.16: CML Latch embedded with AND Logic 





































6.7 ∆Σ MODULATOR AND DIVIDER PATTERN 
The digital implementation of the ∆Σ is shown in Figure 6.18 [4]. The input is a 
16-bit word representing the desired fractional number α. Dithering is added to the input 
using a 7 bit LFSR engine. Internal state variables are kept at 19 bits to avoid overflow.  
 
Figure 6.18: Divide Pattern Generation 
Outputs are truncated to 3 bit words representing the integer sequence y[n] ranging from 
-2 to 2. The spectrum for y[n] is shown in Figure 6.19. The divider pattern Pi, for i=0 to 
5, is read in from registers and a counter clocked by the divided clock is used to 
cyclically select through the pattern. In the end this is summed with y[n] and used to 
control the divider after proper decode. This block is designed in Verilog and synthesized 










Figure 6.19: DFT of the ∆Σ modulator output 
 
Figure 6.20: Simulation of the Divider with a Control Pattern  
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6.8 CIRCUIT SIMULATIONS 
Circuit level simulations were carried out in Spice or Spectre whenever possible. 
Mixed domain simulators like NanoSim were also used when Spice level simulations 
were prohibitively long. For example, NanoSim was used for divider simulations and for 
closed loop PLL simulations. In this section, we summarize some of the simulation 
results. 
Figure 6.20 shows the simulation where the divider control is set to cycle through 
six set of numbers 30, 45, 50, 55, 60 and 65. The first waveform is the measured divide 
ratio. It shows that the control and divider are functioning correctly. In Figure 6.21, the 
divider was simulated with 10GHz clock and a divider control ratio of 45. The simulation 
was done in Spice. The first stage divide by 2/3 cell output is also shown. The signal 
swing in the current-mode-logic cell is about 900mV.  
Figure 6.21: The operation of the Divide by 2/3 cell. 
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Figure 6.22: PLL Closed Loop Simulation 
Figure 6.22 shows the closed loop simulation using Spectre. In this simulation, a 
Verilog model for the divider was used in order to speed up the simulation. All other 
blocks are actual circuits. The loop simulation was set in base mode with a 10MHz 
reference and a constant divide ratio of 300. 
Figure 6.23 shows the closed loop simulation in NanoSim [47] where the 
proposed reference multiplier was used and the loop was locked with an irregular 
reference which is derived from the reference multiplier. The top plot is the divided clock 
where a predetermined divider pattern was used. The middle plot is the XO sine reference 
and the output of the reference multiplier. The reference multiplier produces an internal 
reference which is on average 6x higher in frequency compared with the XO signal. The 
zoomed in view is shown in Figure 6.24.  
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Figure 6.23: Loop Locked with an Irregular Reference 
The PLL was taped out in a CMOS 45nm process and the overall layout is shown 
in Figure 6.25. The total area is 370x290um2. The PLL shares the pad frame with other 
IPs. The XO signal is coming from the left hand side and gets multiplied in the reference 
multiplier “REFM”, and it is used as the internal reference and feeds the PFD. The 
divided clock is routed from the bottom side and also feeds in the PFD. The UP and DN 
pulses are used to drive the CP which is to the right of the PFD, along with the biasing 
circuitry. The OPAMP is placed below the VCO. The VCO, being the fastest block, is 
surrounded by de-coupling capacitances. The divider is placed far away from the VCO to 
avoid any potential substrate coupling. The ∆Σ and the divider pattern control logic are 
synthesized blocks and placed next to the divider. The chip micrograph is shown in 




Figure 6.24: Loop Locked with an Irregular Reference (zoomed in) 
 
 
Figure 6.25: PLL Layout 
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Figure 6.26: Chip Micrograph 
6.9 SUMMARY 
The implementation details of the proposed PLL are described. The PLL was 
designed in a 45nm CMOS process and occupies a silicon area of 1.1mm2. The 
architecture for each circuit block is carefully selected, implemented and simulated. 
Circuit and layout techniques are described. We also presented the overall loop 






Chapter 7: Silicon Results  
7.1 TEST SETUP 
The prototype PLL was taped out in 45nm 6 layer metal standard digital CMOS 
process. The PLL shared a 64-pin pad frame with two other IPs. The test chip is placed 
inside a BGA (ball grid array) socket which connects to the circuit board. The evaluation 
circuit board is shown in Figure 7.1.  There are five separate power supplies that power 
the board, the analog and digital blocks, the pad frame, and the output drivers 
respectively.  Large decoupling caps are also used on sensitive supplies. The blue box has 
a FPGA core which is controlled through a PC user interface to configure the test chip. 
Figure 7.1: Evaluation Board 
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The blue box allows us to individually power up each of the three IPs which share the test 
chip, and programme the eight built-in registers. The values in the registers are used to 
set the PLL operating mode. The input reference is generated from a Rhode and Schwartz 
SMU 200A signal source and connected to the board through an SMA connector. 
Alternatively an Agilent 81134 can also be used to provide a clock. Several outputs are 
observable and taken off the board through SMAs. The equipment used include an 
Agilent E4443 spectrum analyzer, an Agilent E5052 for phase noise measurements, and a 
high speed Tektronix oscilloscope to display real time waveforms. The test bench setup is 
shown in Figure 7.2. With this setup, we program the PLL to operate in the proposed 
mode and conventional mode and various measurements are taken. Next we will show 
some of the key measurements and compare them with simulation results.   
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Figure 7.3 shows the PLL system as implemented in silicon. The signals for 
which we have visibility on the bench are highlighted. For ease in referring to various 
plots that follow, we will establish the following naming convention hereafter:  
 
Figure 7.3: The PLL System and the Signals with Visibility 
XO – input signal from a sine wave generator. 
REFM – output of the reference multiplier; it is also the internal reference. 
DIVCLK – feedback clock from the divider. 
DIV8 – VCO clock divide by 8. 
Icp – charge pump current, programmable to ±50%. 
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7.2 PLL IN PROPOSED OPERATING MODE 
Figure 7.4 shows the measurement results for the PLL operating in the proposed 
mode. The PLL takes a sinusoidal input XO and multiplies into an irregular clock REFM. 
Simultaneously a divide pattern is applied to the divider control. In particular, XO is set 
to 4MHz and magnitude is adjusted such that the irregular cycles in REFM are 
reasonably distributed. This means the clusters of the cycles are not too close and the 
variations among the cycles are within 6x. We set fvco=2.4GHz, the total divide ratio in 
one XO period is set to 600. Based on REFM we programme the divide pattern Pi (for i=0 
to 5) to 53, 191, 46, 49, 209 and 52. Once locked, the loop aligns the divided clock 
DIVCLK with REFM. The locked waveforms are shown in Figure 7.4. For comparison 
the simulated result for the same settings is shown in Figure 7.5.  
Figure 7.4: Locked Waveforms REFM and DIVCLK with ∆Σ Disabled 
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Figure 7.5: Full chip simulation showing locked waveforms of REFM and DIVCLK 
Figure 7.6 shows the same set of measured waveforms but with fractional mode 
enabled. The 16bit fractional word used was 16b0110000000110000, representing a 




Figure 7.6: Locked Waveforms REFM and DIVCLK with ∆Σ Enabled 
The phase noise of the internal reference REFM is shown in Figure 7.7. Notice 
that REFM is an irregular clock. The phase noise is strictly defined for periodic signals 
with a dominant carrier. For an irregular clock like REFM, which contains multiple 
repeating cycles, the equipment finds an average frequency from this patterned clock and 
calculates the phase noise relative to that carrier. This explains the carrier frequency of 
51.32MHz. The phase noise of the test clock is shown in figure 7.8. The test clock is the 
VCO clock divided by 8. For comparison, the phase noise of the patterned clock from a 
signal generator is shown in Figure 7.9.   
7.3 PLL IN CONVENTIONAL OPERATING MODE 
In this section, we show various measurements for the PLL while putting it in the 




Figure 7.8: Phase Noise of the DIV8 
 
Figure 7.7: Phase Noise of the Patterned Internal Reference REFM 
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Figure 7.9: Phase Noise of the Patterned Clock from Agilent 81134  
XO port bypassing the reference multiplier. The divide pattern is turned off and a fixed N 
ratio is used to control the divider. The ∆Σ can be enabled with a fractional ratio if 
desired.  To fully characterize the loop, we used different input frequencies, and divide 
ratios. We measured the phase noise of XO, REFM, and DIV8. In this case REFM is an 
even clock, it is the same clock as input XO but going though internal buffers (however 
the offset buffers are bypassed).  Figure 7.10 shows the phase noise of the reference from 
the source. It is a 40MHz clock from the Agilent 81134, with an integrated phase error of 
about 7 milli-radians. Figure 7.11 shows the phase noise of the same clock but internal to 
the chip. This clock is taken out through a test chip pad. It can be seen that the phase 




Figure 7.10: Phase Noise of the Source (from Agilent 81134) 
to 10dB increase in phase noise from 1M to 1GHz. The total integrated phase noise has 
increased from 7 milli-radians to 21 milli-radians. The source of this noise is analyzed in 
the Appendix A.  
The phase noise for the DVI8 is shown in Figure 7.12. The divider ratio was set to 
59, and the VCO frequency is measured to 295MHz. The spectrum of the divided clock is 
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shown in Figure 7.13. This is the feedback clock from the divider, which is locked to the 
input clock of 80MHz. The spectrum is shown in Figure 7.13 with the ∆Σ off, and in 
figure 7.14 with the ∆Σ on. Figure 7.15 shows the spectrum of the DIV8 clock. 
 
Figure 7.11: Phase Noise of the Reference after Internal Buffering  
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7.4 SUMMARY 
Test chip measurement results are presented in this chapter. The measurements 
were taken under various operation modes of the PLL, both integer-N and fractional-N, 
Figure 7.12 Phase Noise of the DIV8 clock. 
with either a conventional reference, or with the proposed irregular reference. Under all 
conditions the feedback clock and reference clock are locked and match with full chip 
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level simulations. This proves the feasibility of the proposed architecture. We 
demonstrate for the fist time that a PLL can be locked with an irregular reference. This 
has never been published before. By using the proposed reference multiplier we obtained 
Figure 7:13 Spectrum of the DIVCLK with ∆Σ off 
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Figure 7.14: Spectrum of the DIVCLK with ∆Σ on 
 
Figure 7.15: Spectrum of the DIV8 
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an internal reference which on average is 6x higher than the original reference. We have 
shown in simulations that a 6x higher reference provides a 24dB quantization noise 
reduction in a fractional-N PLL. This can also be traded off for a 6x increase in loop BW.  
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Chapter 8: Conclusions 
8.1 CONTRIBUTIONS 
The fractional-N PLL is a well known technique to synthesize fine resolution 
frequency sources from a fixed reference. Wide loop bandwidth is desirable for many 
applications where such a PLL is used. However a wide loop bandwidth reduces the 
effective oversampling ratio and makes quantization noise from the ∆Σ modulator a much 
bigger noise contributor. In this dissertation we presented the concept and 
implementation of a new PLL, where simple clock buffers with built-in offsets are used 
to extract six edges per reference cycle, effectively forming a reference multiplier. This 
allows for phase update to occur at a rate six times higher than the reference frequency. 
The higher update rate is particularly advantageous for quantization noise shaping in a 
∆Σ controlled fractional-N PLL. A higher update rate increases the effective OSR, which 
allows most of the quantization noise to fall outside the PLL BW. Since the proposed 
reference multiplier utilizes the magnitude information from a sinusoidal reference to 
obtain the phases, the derived new clock edges tend to cluster around the zero-crossings 
and form an irregular clock. This presents a challenge in PLL lock acquisition. To the 
best of our knowledge the concept of using an irregular clock for phase locking has never 
been published before. In this work, the irregularity of the clock is taken into account in 
the divider by adding a cyclic divide pattern along with the ∆Σ control bits, this forces the 
loop to locally match the incoming patterns and achieve lock. Theoretically this new 
architecture allows for a 6x increase in loop BW or a 24dB improvement in phase noise. 
This approach can be easily extended to quadrature references as described in Section 
8.2. In that case a 12x increase in BW or 32dB phase noise reduction can be achieved. 
Compared to DAC based phase noise cancellation approaches, where a high frequency 
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reference is needed to ease the matching requirements between the signal path and 
cancellation path, our approach can tolerate much lower references (for example 4MHz 
was used for this test chip). One potential issue associated with the proposed approach is 
the degraded spurious performance due to PVT variations, which lead to unintended 
mismatches between the irregular period and the divider pattern. A calibration scheme 
was invented to overcome this issue. In simulation, the calibration scheme was shown to 
lower the spurs down to inherent spurs level, which is insignificant compared to the total 
noise power. A test chip was taped out for proof of concept. Silicon measurements 
demonstrated the feasibility of the fundamental principles presented in this work.  
8.2 FUTURE WORK 
In this work we proposed a simple technique to produce a frequency multiplied 
reference and demonstrated for the fist time that the higher frequency, irregular clock can 
be used to lock a PLL. The variations among the irregular cycles alter the instantaneous 
loop gain which affects loop dynamics and stability. This presents a fundamental 
limitation for the proposed approach. This problem suggests a number of research 
directions that need to be pursued to improve the system. 
The wide variations among the irregular cycles can be drastically reduced if a 
quadrature signal is used as the reference. A sine and a cosine signal complement each 
other in term of phase to voltage gain. As the phase to voltage gain for a sine reference 
decreases, the gain for a cosine reference increases, where addition clock edges can be 
created. The resulting reference is still an irregular clock but with much less variations. 
Quadrature signals can be created using a simple RC network poly phase filter [52]. In 
the simplest form an RC path provides a 45° phase shift, and a CR path provides a -45° 
phase shift producing a total of 90° offset. When a quadrature reference is used, the 
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proposed reference multiplier creates an internal reference which on average is 12x 
higher in frequency. This can be used for BW extension or traded off for phase noise 
reduction. A 12x increase in OSR would reduce quantization noise by 32dB. Since the 
variations among the irregular cycles are much reduced, this improves loop dynamics. 
 We have proposed two calibration schemes in Section 5.2 and 5.3. The first one 
calculates the total spur energy (in frequency domain) and uses it to control the 
calibration runs. The second one calculates the accumulated phase error (in time domain) 
and uses it to control the calibration runs. In both cases the calibration cycle finishes 
when either the spur energy or the accumulated phase error is within a pre-determined 
level. The first proposed calibration scheme requires a DSP engine to calculate the spur 
energy. A general purpose DSP engine is widely used in many SoCs. In the cases where 
such an engine is unavailable, a simplified DSP engine can be built using a recursive 
algorithm to calculate the discrete Fourier transform [53], [54]. Since this calibration 
scheme only calls for a few discrete frequency bins to estimate the total spurious energy, 
a full-blown DSP engine is no needed. However, this approach requires accurate jitter 
measurement on the output clock, which becomes difficult when a good reference is not 
available. The second proposed calibration scheme is an improvement over the first 
approach. In this approach only the time domain accumulated phase error is used, neither 
an accurate frequency reference nor a DSP engine is required. In the case of a digital 
phase detector, a simple running average can be used for calibration.      
As described in the Appendix, an error in the output buffer introduced excessive 
coupling on to the reference and degraded the overall performance. This can be easily 
corrected in a silicon revision.   
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Appendix A Issues in Silicon 
We have established the feasibility of the proposed approach through silicon 
measurements on REFM and DIVCLK. It proves that an irregular clock derived from a 
sinusoidal reference can be used to achieve phase locking by imposing a cyclic divide 
pattern to locally match the incoming reference pattern. However there are two issues in 
silicon that need to be addressed. We found that the test clock which is the VCO clock 
divide by 8 is not accurate for all the cases tested. The other issue is the excessive noise 
coupling on to the reference. We take a closer look at these issues in this appendix. 
 
Figure A.1: Test chip Layout View for Clock Routes 
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The test chip layout is shown in Figure A.1. The PLL for this work is located to 
the left of the figure. The output clock from VCO (at 2.4 GHz) is routed in MET4 and 
MET5 for about 500um before it reaches the first set of buffers, it is then routed another 
500um in MET5 and METTOP before feeds into the final divider of divide by 8. This 
long route presents a heavy load to the GHz clock with a lumped paracitic pole for the 
initial 500um is roughly 3.7GHz. The divide-by-8 circuitry is implemented using a three-
stage divide-by-2 CML logic. CML logic is known to be very sensitive to the DC levels 
of the input clock and the rise and fall times of the clock edges. Based on silicon 
measurements, it is likely a miscount occurred in the final divider of divide by 8, this 
would add an offset to the measured frequency. This divider is placed at the test chip 
level outside the PLL. Since the VCO is located at the upper left corner, the route is 
unnecessarily long. A better placement for this divider is the space outside the PLL 
immediately above the VCO to prevent a long rout for the GHz clock. This correction 
will be implemented in the next silicon revision. 
The second issue regards to noise coupling on the internal reference. The phase 
noise of XO, REFM and DIV8 are re-plotted in Figure A.2. Compared to the phase noise 
of the XO, the REFM shows excessive noise beyond 200 kHz. We determined that the 
15dB noise gain near 1MHz region is due to the activities from the FPGA box, it is also 
seen on the output clock, DIV8. This problem can be removed by designing a default 
setting that does not require FPGA controls. In addition, there are excessive high 
frequency noise and tones on REFM. The source of these contaminations if from the 
open-drain buffer. The open-drain buffer used by the REFM also shares the common 
supply with another open-drain buffer, which is used to drive DIV8 clock off chip. The 
open-drain buffers used here draw significant current from supply. It has been seen on the 
bench that there is a strong cross-talk between the two output buffers. The problem can 
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be eliminated in silicon revision by removing one of the open-drain buffers used for 
REFM and instead used a quiet analog pin to this signal. 
Figure A.2:  Phase Noise Illustrating Reference Corruption 
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Appendix B Synthesizable Digital RTL Models 
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